BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Northeastern University College of Engineering - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Northeastern University College of Engineering
X-ORIGINAL-URL:https://coe.northeastern.edu
X-WR-CALDESC:Events for Northeastern University College of Engineering
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20210314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20211107T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20221024T110000
DTEND;TZID=America/New_York:20221024T120000
DTSTAMP:20260422T074402
CREATED:20221103T173221Z
LAST-MODIFIED:20221103T173221Z
UID:34195-1666609200-1666612800@coe.northeastern.edu
SUMMARY:Yixuan He's PhD Proposal Review
DESCRIPTION:Committee: \nProf. Yong-Bin Kim. Advisor \nProf. Marvin Onabajo \nProf. Lombardi Fabrizio \n  \nAbstract: \nIn order to match the needs of powerful neural networks and meet the hard constraints from hardware\, binary neural networks are treated as hardware-friendly deep learning algorithms due to the fact that it can achieve similar inference accuracy with fewer computing resources comparing to traditional convolutional neural networks. As for its VLSI implementations\, the computing-in-memory (CIM) technology has been proved to solve the memory-wall bottleneck problem shown in traditional von Neumann machine and can be a perfect choice to implement neural networks with binary data. Therefore\, this work proposes a novel time-domain computing-in-memory core that implements XNOR-and-accumulate of binary neural networks with all-digital elements. This new technique uses 8T-SRAM cells to perform XNOR operations inside memory array and accumulates the related XNOR output values in time-domain with specialized racing structures and delay lines. The circuit is built and simulated in Cadence using Samsung 65nm CMOS technology with 1V power supply. The results show correct functionality\, 2730 GOPS throughput and 431 TOPS/W power efficiency. With further exploration\, the time-domain computation can be a new candidate in the field of in-memory-computing for deep learning applications since it has its own superiorities in terms of throughput\, power efficiency in comparison to other mixed-signal or traditional digital methods.
URL:https://coe.northeastern.edu/event/yixuan-hes-phd-proposal-review/
END:VEVENT
END:VCALENDAR