BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Northeastern University College of Engineering - ECPv6.16.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Northeastern University College of Engineering
X-ORIGINAL-URL:https://coe.northeastern.edu
X-WR-CALDESC:Events for Northeastern University College of Engineering
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20230111T100000
DTEND;TZID=America/New_York:20230111T120000
DTSTAMP:20260528T190954
CREATED:20230104T162321Z
LAST-MODIFIED:20230104T162321Z
UID:34919-1673431200-1673438400@coe.northeastern.edu
SUMMARY:Yukui Luo's PhD Proposal Review
DESCRIPTION:“Securing FPGA as a Shared Cloud-Computing Resource: Threats and Mitigations” \nAbstract:\nWith the widespread adoption of cloud computing\, the demand for programmable hardware acceleration devices\, such as field-programmable gate array (FPGA)\, has increased. To further improve the performance of FPGA-enabled cloud computing\, one promising technology is to virtualize the hardware resources of an FPGA device\, which allows multiple users to share the same FPGA. This solution can provide on-demand instances at the FPGA resource and time levels\, significantly improving the utilization and energy efficiency of the FPGA devices. However\, due to the hardware reconfigurability of FPGA\, current virtualization methods for multi-tenant GPU and TPU instances are incompatible with multi-tenant FPGA virtualization.We define the threat model for multi-tenant FPGA and discuss the security issues related to Confidentiality\, Data Integrity\, and Availability. Based on an analysis of potential attacks\, we present our latest research results and propose two future research directions for mitigations: (1) a multi-tenant FPGA plug-to-play obfuscation module and (2) a hardware-software co-designed multi-tenant FPGA virtualization system\, which includes a hypervisor and a smart multi-tenant FPGA platform.\n\n\nCommittee:\n\nProf. Xiaolin Xu (Advisor) \nProf. Yunsi Fei\nProf. Xue Lin
URL:https://coe.northeastern.edu/event/yukui-luos-phd-proposal-review/
END:VEVENT
END:VCALENDAR